Abstract-Thermal simulation is, nowadays, a basic tool to predict temperature distributions and heat fluxes of complex packages and modules. These variables are of main importance in high-power assemblies to analyze and predict their reliability limits. Nevertheless, the simulation results can be inaccurate due to the uncertainty of the values of the physical parameters involved in the models, as it is the case for the thermal conductivity of the dielectric layers (ceramics and composites) of the main families of power substrates [direct copper bonded (DCB) and insulated metal substrate (IMS)]. We propose a methodology for the in situ determination of these thermal conductivities under true operation conditions. Three test assemblies based on a thermal test chip and different types of power substrates (two IMS and one DCB) have been characterized in order to deduce their thermal resistance. Three-dimensional numerical models of the assemblies have also been developed. Thereby, the thermal conductivity of the critical layers is derived by minimizing the error between the experimental and the simulated thermal resistances. From the subsequent simulation results, the vertical temperature distributions are analyzed in order to predict the thermal stresses of the different layers inside the substrates.
the parameters involved in the numerical modeling, in particular of the thermal conductivity. The determination of the thermal conductivity of a material is not always an easy task. For example, the processes used to obtain ceramic materials (such as the inclusion of impurities, the temperature and pressure values used during the hot pressing, etc.) modify significantly the final thermal-conductivity value [4] . This problem affects common materials such as aluminum nitride (AlN) and alumina (Al 2 O 3 ) used in direct-copper-bonded (DCB) substrates, but it is more serious when dealing with composites of unknown composition used in laminated substrates. This is, for example, the case of the dielectric layer of insulated metal substrates (IMS), usually constituted by a polymer filled with ceramic particles. In addition, these materials are not available in individual samples, and their thermal conductivity must be determined when they are included in the laminated-substrate structure. In such cases, it is necessary to separate a substrate sample of the suitable shape and dimensions to extract an overall or "equivalent" thermal conductivity. The thermal conductivity of the composite (or ceramic) layer can be deduced if the rest of the thermal conductivities of the substrate layers are well known (for example, for the Cu or Al ones). It has to be considered that this value will also include the parasitic effect of the metal/composite interfaces. Nevertheless, it is not always possible to obtain samples, in terms of shape and size, suitable for direct thermal-conductivity measurement using standard measurement equipment. In addition, sometimes, this equipment provide thermal diffusivity, and it is relatively difficult to derive the thermal conductivity of one individual layer of the substrate.
This paper describes an approach to solve the problem concerning the thermal-conductivity determination of the critical layers constituting power substrates, in order to perform accurate thermal simulations and thermal analysis. The method is based on a test assembly obtained by soldering a thermal test chip (TTC) on the substrate under test. In a first thermalcharacterization step, the thermal resistance of the test assembly is measured. In a second step, the thermal conductivity of the critical layers is identified, minimizing the difference between the experimental and the simulated thermal resistances of the assembly. Consequently, the proposed identification process requires a numerical 3-D model of the test assembly. Section II describes the high-power TTC used to thermally excite the test assemblies. Three test assemblies based on different types of power substrates have been analyzed, and they are described in Section III. Section IV explains their thermal-characterization process, oriented to the extraction of the thermal resistance. In Section V, we detail how the thermal conductivity is derived from an optimization process using Flotherm [5] simulations of the test assembly and the measured thermal resistance. Some simulation results showing substrate internal temperature distributions are also shown in this section. Finally, the last section summarizes the conclusions of this paper.
II. HIGH-POWER TTC DESCRIPTION
The TTC used in this paper is a 6 mm × 6 mm × 0.525 mm Si chip developed for thermal tests and assessment of packages and substrates, allowing simultaneous heat dissipation and temperature measurements. It reproduces the thermal behavior of many vertical power devices, i.e., a heat-generation area on the chip topside and a vertical heat flux flowing to the heatsink by conduction. The heat is generated by a polysilicon heating resistor (R heating ) distributed on the top, while the temperature is measured with a sense resistor (R sense ) at the chip center. Both resistors are electrically isolated from the Si substrate by a very thin (300 Å) SiO 2 layer. The thermal influence of this layer can be neglected for all practical operation conditions. The heating-resistor layout consists basically in 130 parallel polysilicon tracks, 20 μm wide and spaced 17.2 μm between them. The heating resistor is connected with wire-bonds through two long Al pads placed at two edges of the chip (see Fig. 1 ), and its total equivalent resistance value is around 60 Ω. It has been demonstrated by simulation (using the Flotherm software) that approximately 30 μm below the heating resistor, the heat flux is homogeneous, and consequently, the isothermal lines are parallel to the chip backside surface [6] . This structure allows an easy description and modeling of the thermal phenomena inside the chip.
The main advantage of the TTC as compared with standard vertical power devices (VDMOS, IGBT, diodes, etc.) used for thermal assessments is that the chip-temperature and powerdissipation measurements are decoupled, and they can be obtained simultaneously with standard instrumentation equipment. This is possible owing to the integration of the centered R sense Pt resistor on the top of the chip. This resistor is basically a folded Pt track of approximately 600 Ω, taking a total area of 700 μm × 700 μm. The resistance value can be accurately mea- sured using the four-wire technique through the corresponding four Pt pads and wire-bonds. In the zone of R sense , almost any heat dissipation is produced, and consequently, the temperature at the chip center is slightly lower than its surrounding area. This temperature difference has been quantified by simulation and is around 2
• C for 35 W dissipated in steady state. The picture of Fig. 1 shows a top view of a TTC soldered on a DCB substrate, with the 25-μm Al wire-bonds between the different chip pads and the substrate tracks.
III. POWER-SUBSTRATE STRUCTURES AND TEST ASSEMBLIES

A. Analyzed Power Substrates
For the implementation of power modules and assemblies, the active devices are assembled on power substrates optimized for effective heat dissipation. Their basic structure consists in a top conductive layer (typically Cu) for the circuit-layout definition, an intermediate dielectric and thermally conductive layer, and a bottom baseplate. Following this generic structure, there are two major power-substrate families: IMS and DCB ceramic substrates [7] , [8] . The typical internal structure is shown in Fig. 2 for both kinds of power substrates.
IMS represents an intermediate power-integration solution between standard printed circuit boards (PCBs) and ceramic DCB substrates in terms of power-dissipation capability and cost. IMSs can be processed in a similar way than standard PCBs, allowing higher power-dissipation capability. Although their thermal resistance per square meter (in the 5 × 10 −4 m 2 · K/W range) is higher than that shown by DCB (in the 1 × 10 −4 m 2 · K/W range), IMS cost is lower as compared with ceramic substrates. The top Cu layer is typically between 70 and 100 μm thick, while the metal baseplate (Al or, sometimes, Cu) is relatively thick, typically, between 1 and 2 mm. The IMS key point is the intermediate dielectric layer. It electrically isolates the circuit layout (Cu layer) and the baseplate, providing also a high-thermal-conductivity path for a favorable heat extraction. In fact, the baseplate is usually in good thermal contact with a heatsink. The dielectric layer is usually made of an epoxy (or another polymer material) filled with ceramic particles, which constitute the main heat-flux path. This composite material (epoxy filled with ceramic particles) reduces the fabrication cost (in comparison with that of pure ceramic layers) and allows the machining of the substrates. The effective thermal-conductivity value of the dielectric layer will strongly depend on the used materials, on their relative proportions, on the microscopic structure of the ceramic particles, on the quality of the interface with the metal layers, etc. In the framework of this paper, two IMSs from different manufacturers have been analyzed. For the first one (named IMS-1), the nominal thicknesses of each part of the structure are 70 μm for the Cu layer, 100 μm for the dielectric layer, and 2 mm for the Al baseplate. This baseplate is made with the 6082 Al alloy, with a thermal-conductivity value from the literature of 180 W/m · K. The second IMS analyzed (named IMS-2) shows the same structure than the first one, but its dielectric layer thickness is 75 μm. In practice, it is very difficult to obtain reliable thermal-conductivity values of the dielectric layer of IMS. Very often, the manufacturers neither provide this value nor it is enough accurate to perform practical thermal simulations. The only solution to overcome this problem is to perform in situ measurements of the particular substrates and materials to be used in real operation conditions.
In this paper, an Al 2 O 3 DCB substrate has also been studied. It consists in two 200-μm Cu layers on top and bottom of an intermediate 260-μm Al 2 O 3 layer. For this layer, the manufacturer assures a minimum thermal-conductivity value of 24 W/m · K. Nevertheless, this value is usually measured on a pure material sample, while the ceramic layer and DCB substrate fabrication include hot-pressing processes. This means that several manufacturing factors (for example, the elementary particle size and shape, the processing temperature and pressure, etc.) will contribute to modify the effective value of the thermal conductivity. In addition, the quality of the metal/ceramic interfaces can also induce parasitic thermal resistances that can be associated from the practical point of view to an effective thermal-conductivity reduction. As the dispersion of the final value of the effective thermal conductivity can be very important for a given ceramic layer in a DCB substrate, the best solution is again the in situ measurement for the final operation conditions.
B. Test Power Assemblies
As mentioned before, the thermal-conductivity identification of the substrate critical layers is based on the thermal characterization of the test assemblies. These test assemblies are developed on 15 mm × 20 mm pieces of the substrates to be assessed. In the top Cu layer of the substrates, a 6 mm × 6 mm central pad and six parallel Cu tracks are defined. The central pad will receive the TTC, and the different tracks allow the wire-bond interconnection of R heating and R sense . The TTC is soldered with standard SnAgCu solder alloy (221-
• C melting point). The thermal conductivity of this alloy is 57 W/m · K, and the final die-attach thickness has been directly measured, being 30 μm for the three fabricated test assemblies. The solder reflow process has been characterized (using X-ray analysis), and the content of voids in the die-attach layer can be neglected from the thermal point of view (less than 5% of voids is observed). The picture of Fig. 3 shows the test assembly developed for IMS-2. Table I shows the main vertical dimensions of the assembly layers. Analogous test assemblies with the same Cu layout on top have been also developed for the IMS-1 and for the Al 2 O 3 DCB. The picture clearly shows the TTC with the 25-μm wire-bonds connecting the chip resistors with the Cu tracks. One important point to take into account is that the proposed test assemblies have been implemented with the same technological steps and materials used in functional power electronics modules. 
IV. THERMAL CHARACTERIZATION OF THE TEST ASSEMBLIES
This section describes the characterization methodology used to determine the thermal behavior of the test assemblies already presented in the previous section. Basically, the main objective is to obtain the thermal resistance between the chip and the lower baseplate surface of the substrate, which will be taken as a reference. This chip-to-baseplate thermal resistance will be referred as R TH in this paper. Since the R TH determination needs measuring the chip temperature (T chip ), the first step consists in the R sense calibration. To do that, the R sense value is measured simultaneously with a reference-temperature value from a PT100 sensor (temperature error below ±0.1
• C) with the TTC placed inside an oven. Fig. 4 shows the calibration curves obtained for the three test assemblies in the temperature range between 20
• C and 125
• C (135 • C for TTC-3). The response is very linear and shows a sensitivity of almost 1
• C/Ω. A first-order fit allows us in obtaining the corresponding temperature versus R sense linear-expression T chip = A × R sense − B, in which A and B are calibration constants with correlation factors between 0.99958 and 0.99994. Table I shows the values obtained for the A and B parameters for the three used TTCs. The power assemblies under test have been placed on the top of a forced-convection air-cooled heatsink, using silicone-based grease as a thermal interface material (TIM) to improve the thermal contact. The baseplate temperature (T ref ) is directly measured using a spring-loadedtype K-calibrated thermocouple (±0.1
• C) through a small hole in the heatsink. The thermocouple is calibrated with the same PT100 sensor used to calibrate R sense , and in these conditions, the temperature differences between the thermocouple and R sense readings will be very accurate due to the PT100 offset compensation. In order to thermally excite the TTC, a dc voltage is applied to the R heating terminals, and when the thermal steady state is reached, the dissipated power P , the R sense resistance value, and the reference temperature T ref are acquired. The power P is computed as the product of the current through and the voltage drop across R heating . This resistor shows a slight increase with temperature, but as its resistance value is not used to derive P , this dependence is not relevant in the steady-state measurements proposed in this paper. Fig. 5 shows a schematic drawing of the measurement setup. One of the main benefits of the TTC is that standard instrumentation equipment can be used for the thermal tests. In the present case, R heating is excited with a Keithley 2420 source-measure unit, while R sense and T ref are acquired with a Keithley 2700/7700 multichannel multimeter. The sensing current applied to R sense is 1 mA, which does not induce any significant self-heating to the resistor.
The curves of Fig. 6(a) show the chip and referencetemperature evolution with the increasing dissipated power for the TTC-2/IMS-2 assembly. As shown (mainly concerning the T ref curve), both temperatures do not follow a perfect linear response, and they are conditioned by the fluctuations of the ambient temperature. Nevertheless, the thermal response of the assembly under test is derived from the difference between the mentioned temperatures, i.e., ΔT = T chip − T ref . The curves of Fig. 6(b) show the ΔT versus dissipated-power plots. They are practically linear, and the temperature variations shown in Fig. 6(a) are cancelled.
The slope of the ΔT versus P curves is in fact the thermal resistance R TH of each assembly. As the obtained results show a linear relationship, a very accurate linear fit (correlation factors in the range of 0.99990) can be performed to deduce the slope. This approach provides a high-confidence R TH value in a large operation range, better than that obtained on a single measured (P , ΔT ) point. The particular R TH values obtained for the different substrates are 2.36, 1.94, and 0.77 K/W for the IMS-1, the IMS-2, and the Al 2 O 3 DCB, respectively. These experimental R TH values are valid for typical operation conditions found in power assemblies. In particular, the maximum dissipated power has reached 60 W for all the assemblies, which corresponds to 167 W/cm 2 at the chip level. Concerning the maximum chip temperatures, TTC-3 of the DCB assembly has reached 125
• C, while TTC-1 and TTC-2 have reached 200
• C and 161
• C, respectively. This means that the measured T chip values for the IMS assemblies have exceeded the maximum R sense calibration temperatures, which is not a recommended practice because nonlinear responses beyond the measured range could not be taken into account [9] . Nevertheless, when observing the curves shown in Fig. 6(b) , one can deduce that the possible deviations from the linear behavior are almost imperceptible, even at high dissipated powers, which demonstrates the robustness of the proposed measurement methodology.
V. THERMAL-CONDUCTIVITY IDENTIFICATION AND THERMAL SIMULATION
This section explains the method used to identify the thermalconductivity value of the critical layer of the analyzed substrates and shows some thermal-simulation results. Basically, the method consists in simulating the assembly under test by using a 3-D numerical simulator and minimizing the error between the experimental and the simulated R TH by adjusting the thermal-conductivity value.
A. Numerical Modeling of the Thermal Test Assemblies
The steady-state thermal simulations have been performed with the CFD simulation software Flotherm. The goal is to calculate the chip-to-baseplate thermal resistance of the test assemblies in order to compare this value with the experimental one. Thus, the simulation boundary conditions have been selected in order to reproduce the measurement conditions described in the previous section. Fig. 7 shows a view of the power-assembly 3-D numerical model of the IMS-1 introduced in Flotherm. The same structure of Fig. 3 can be easily recognized without the top Cu interconnection tracks that do not play any relevant thermal role. The assembly lies on a Cu plate at a fixed temperature of 20
• C, acting as an ideal isothermal heatsink. As the thermal analysis deals only with the response of the assembly between the chip and the baseplate (reference temperature), it is not necessary to simulate the contribution of the TIM. The heating resistor on the top of the chip has been described with four polysilicon rectangles, keeping free the 700 μm × 700 μm central area occupied by R sense . Each rectangle dissipates a fraction of the total power proportional to its area, and for all the simulations, this total dissipated power has been set to P = 10 W.
The thermal resistance of the assembly is computed as R TH = ΔT /P . Concerning the thermal characteristics of the Si chip substrate, its thermal conductivity depends on the temperature following a well-known function taken into account by the simulator (see Table II ). The 30 mm × 30 mm × 30 mm solution domain shown in Fig. 7 contains air at 20
• C, and the natural convection has been also simulated. Convection has been enabled because, although its cooling effect is small, its influence on the thermal resistance is of the same order than that of the die-attach and Cu layers (in the range of 0.01 K/W). As the solution domain is relatively large as compared with the small vertical dimensions of the Si, die-attach, dielectric, and Cu layers, the mesh has been generated, taking into account the tradeoff between resolution and computing time. In this sense, local grid constrains have been defined along the vertical axis of the mentioned thin layers to fix a minimum number of vertical points. In particular, at least 20 grid points are solved in the Si bulk and substrate dielectric layer, 4 points in the die-attach, and 10 points in the Cu pads. As the maximum temperatures involved in the simulation of the DCB assembly are lower than the ones reached for the IMS assemblies, convection effects are less relevant, and the air volume (and consequently, the solution domain) has been reduced in the vertical dimension (10 mm) for the DCB simulation. Although the symmetry of the test assemblies allows us in simulating a quarter of the total system, it has been completely simulated because the involved computing times are acceptable. In addition, the same solution domain and boundary conditions will be used in future works for other systems in which the symmetry simplifications are not possible. The final total number of points of the numerical grid is around 10 6 for the IMS assemblies and 2 × 10 5 for the DCB, with typical computing times of approximately 5-10 min. Table II shows the thermal conductivities of the different materials used to simulate the test assemblies, except those of the dielectric layers.
B. Thermal-Conductivity Identification
Once the 3-D numerical model of the test assemblies is defined, initial values for the dielectric layers of the substrates under test must be selected. For the DCB substrate, the initial Al 2 O 3 K TH value is set to 24 W/m · K, the one given by the manufacturer. Then, a batch of steady state simulations has been launched for different K TH values between 24 and 10 W/m · K with a 1-W/m · K step. From each simulation result, the difference between the experimental thermal resistance and the simulated one is evaluated. The resulting R TH error versus K TH presents a minimum between K TH = 11 W/m · K and K TH = 12 W/m · K, and an additional simulation has been performed for 11.5 W/m · K. As it can be observed in the curve shown in Fig. 8(a) , the R TH error for this thermal conductivity value is practically zero (4.3 × 10 −4 K/W). Thus, K TH = 11.5 W/m · K minimizes the error between the experimental and the simulated thermal resistance of the test assembly, and consequently, this thermal conductivity is the identified one for the Al 2 O 3 layer. If the simulation describes perfectly the test assembly and the corresponding boundary conditions, the minimum conductivity step used for the minimization process can be considered the absolute error of the identified parameter, in this case 0.5 W/m · K.
The determination of the initial K TH value for the dielectric layer of the IMS is more complex because data sheets usually do not give precise information about the material. For example, the composition of the dielectric layer is always unknown. Usually, the composite of this layer consists of an organic resin (for example epoxy) filled with different proportions of ceramic particles (for example Al 2 O 3 or AlN). Thermal conductivity of the epoxy is around 0.4 W/m · K and typical conductivity values of Al 2 O 3 and AlN are in the range between 10 and 180 W/m · K. Nevertheless, the final K TH value will be determined by the specific fabrication process of the composite, like the particle size and shape, the proportion of epoxy and ceramic, etc. Typical values reported in the literature are between 1 and 4 W/m · K [8] , [10] - [12] . Thus, the initial K TH value for the dielectric layer of IMS-1 and IMS-2 has been set to 1 W/m · K, and a batch of simulations has been launched for each IMS test assembly with a conductivity step of 0.1 W/m · K. Again, a minimum of the R TH error is detected, and the K TH step is reduced to 0.05 W/m · K around it in order to refine the search of the optimum value. As shown in Fig. 8(b) and (c), the identified K TH values are 1.35 W/m · K for the IMS-1 and 1.30 W/m · K for the IMS-2. As the minimum step used for the optimization process has been 0.05 W/m · K, this value can be considered the K TH identification error in this case. In order to validate the identified values, the thermal conductivity of the dielectric layer of the analyzed IMSs has been evaluated using an alternative method. The thermal-conductivity measurement equipment described in [13] has been used to determine in fact the total thermal resistance of 15 mm × 20 mm samples of both IMS types. The thermal-resistance contribution of the Al baseplate and Cu layer has been subtracted from the total value in order to obtain an estimation of the dielectriclayer thermal resistance. From that value and from the geometry of the layer, one can deduce its thermal conductivity. Following this simple procedure, the measured thermal conductivities for IMS-1 and IMS-2 are 1.35 and 1.37 W/m · K, respectively. Although these values do not match perfectly with the ones obtained using the proposed identification methodology, they are inside the error margin, and it is clear that at least the tenth of Watts per meter Kelvin can be successfully obtained, i.e., approximately a 7% error in the IMSs under test. This error is largely enough for simulation purposes, giving good estimations of the temperature distributions of real power modules and systems.
C. Thermal-Simulation Results
As it has been mentioned before, the accurate evaluation of the thermal conductivity of the layers constituting a power substrate allows us in increasing the confidence on thermal simulation results. In particular, the study of the internal temperature distributions becomes significant in order to perform reliability analysis of the different substrates. The curves of Fig. 9 show the simulated vertical temperature profile at the center of the DCB assembly, from the bottom of the solution domain (Y = 0 μm) up to the ambient air above the TTC (Y = 2500 μm). As it can be observed, when the heat flux flows through a layer, a temperature increase appears, the slope of the temperature profile being inversely proportional to the thermal conductivity of the layer material. It is also evidenced that the temperature profile is linear inside the layers with a constant thermal conductivity, while the profile is quadratic inside the Si layer. This indicates that the Si thermal conductivity depends linearly with temperature. The temperature increase shown in Fig. 9 also confirm that, from the thermal point of view, the Al 2 O 3 layer is the critical element of the DCB substrate, accounting for almost the 80% of the total substrate temperature rise. In addition, as this layer is relatively thin (260 μm), the ceramic is subjected to the highest temperature gradients. The dashed curve shown in Fig. 9 has been obtained with the nominal thermal-conductivity value of the Al 2 O 3 given in the data sheet of the DCB substrate (24 W/m · K). For a dissipated power of 10 W, the maximum chip temperature reaches 24.2
• C (ΔT = 4.2 • C). When using the identified K TH value of 11.5 W/m · K to perform the same simulation, the temperature distribution is represented by the solid line shown in Fig. 9 , and the maximum TTC temperature becomes 27.4
• C (ΔT = 7.4
• C). As the thermal resistance between chip and baseplate can be computed as ΔT /P , it is easy to derive that the R TH deviation induced by the wrong Al 2 O 3 thermal-conductivity value is 55%.
The curves of Fig. 10 show the same kind of temperature vertical profiles for the IMS-1 [ Fig. 10(a) ] and IMS-2 [ Fig. 10(b) ]. Both curves are plotted using the same scales, and it is evident that the maximum TTC temperature of the IMS-1 assembly is 4
• C higher than that of IMS-2. Although the thermal conductivity of the dielectric layer of IMS-1 is slightly higher (1.35 W/m · K) than the corresponding thermal conductivity of IMS-2 (1.30 W/m · K), the dielectric-layer thickness of IMS-1 is also 25 μm thicker than the analogous layer of IMS-2.
Thus, it can be concluded that, in IMS fabrication technology, not only the thermal optimization of the dielectric layer is important (K TH maximization) but also the reduction of its thickness, keeping the required mechanical and electrical performances. As it was the case for the DCB substrate, the dielectric is again the critical layer of the assembly. Concretely, looking at IMS-1, the dielectric layer accounts for 85% of the total thermal resistance, while the Al baseplate accounts for the 10% of R TH .
VI. CONCLUSION
For the thermal simulation of the power electronics assemblies found in power modules and integrated converters, it is crucial to determine the suitable physical parameters, in particular, the thermal conductivity of the power-substrate layers. This parameter is often not very well known, and a high dispersion of values can be found in the literature. This problem is more important for specific materials, as it is the case of the dielectric layer of the IMS substrates. These composite materials (epoxy with ceramic fillers) are different from one manufacturer to another, and not much specific and accurate thermal information is given in data sheets. Concerning DCB substrates, their ceramic layers are not always very well known.
To overcome these problems, we have proposed a methodology for the in situ identification of the thermal conductivity corresponding to the dielectric layer of power substrates. The method has been demonstrated and validated with two different IMS substrates from different manufacturers and one alumina DCB substrate. The method is based on a thermal test assembly implemented by soldering and connecting a high-power TTC on the substrate under test. In a previous characterization step, the chip-to-baseplate thermal resistance of the test assembly is measured. In a second step, the thermal conductivity of the critical substrate layers (the dielectric ones) is identified, minimizing the difference between the experimental and the simulated thermal resistances of the assembly. Previously, a numerical 3-D model of the test assembly is defined using the Flotherm CFD simulation software.
It has been demonstrated that the proposed thermal characterization procedure allows an accurate extraction of the thermalresistance value of the test assemblies based on different power-substrate technologies. The thermal resistance is measured under true operation conditions, and it has been shown that the acquired values are valid in a wide range of device temperatures (from room temperature up to 200
• C) and dissipated powers (up to 60 W). This is possible because the TTC, used as a "thermal probe," has been designed to show a very stable behavior, avoiding heat-flux crowding areas and hot spots, and a very linear temperature sensing response. Following a very simple optimization process, the thermal conductivities of the dielectric layers of the power substrates can be rigorously identified, with associated errors lower than 10%. The proposed method is suitable for a wide range of thermal-conductivity values, and in this paper, it has been validated for composites in the range of a few Watts per meter Kelvin and for alumina layers in the range of a few tens of Watts per meter Kelvin. The identification of the alumina thermal conductivity of a DCB substrate has shown that the nominal value given by the manufacturer is not suitable for thermal-simulation purposes, as the true value is 52% lower. This means that thermal resistances simulated using the manufacturer parameters can show 55% error. Concerning the IMS substrates, any thermal-conductivity value was available, and the proposed identification method is a useful alternative to extract this crucial parameter. The simulation of the vertical temperature profiles inside the power substrate justify the critical thermal influence of the dielectric layers of power substrates, as they are responsible of more than 80% of the total thermal-resistance value. Consequently, they play also a major role in the final reliability achieved by powerelectronic systems. 
